

Model Name:GA-78LMT-S2P

Component value change history

Version: 4.0

P-Code: U99098-0


[illegible]

Circuit or PCB layout change for next version

[illegible]


RS780L CUSTOMER DESKTOP DESIGN

www.xinxunwei.com 400-800-9990



L0_CADIN_L[0..15] <9>
L0_CADIN_H[0..15] <9>


L0_CADOUT_L[0..15] <9>
L0_CADOUT_H[0..15] <9>






CPU_VDD_RUN = VCORE
CPU_VDDA_RUN = VDDA25
VLDT_RUN = VCC12_HT
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT

VLDT_A = VCC12_HT
VLDT_B = HT12B


Gigabyte Confidential
Do not Copy











VLDT_RUN_B is connected to the VLDT_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.







<17> PCIE2_IP
<17> PCIE2_IN
<19> ML_IP
<19> ML_IN

<13> A_RX0P
<13> A_RX0N
<13> A_RX1P
<13> A_RX1N
<13> A_RX2P
<13> A_RX2N
<13> A_RX3P
<13> A_RX3N

A_RX0P
A_RX0N
A_RX1P
A_RX1N
A_RX2P
A_RX2N
A_RX3P
A_RX3N

AA8
Y8
AA7
Y7
AA6
Y6
W5
Y5

SB_RX0P
SB_RX0N
SB_RX1P
SB_RX1N
SB_RX2P
SB_RX2N
SB_RX3P
SB_RX3N

PCE_CALRP(PCE_BCALRP)
PCE_CALRN(PCE_BCALRN)

PCIE I/F SB

SB_TX0P
SB_TX0N
SB_TX1P
SB_TX1N
SB_TX2P
SB_TX2N
SB_TX3P
SB_TX3N

AD7 A_TX0P C C138 0.1U/4X7R/16V/K A_TX0P <13>
AE7 A_TX0N C C139 0.1U/4X7R/16V/K A_TX0N <13>
AE6 A_TX1P C C140 0.1U/4X7R/16V/K A_TX1P <13>
AD6 A_TX1N C C141 0.1U/4X7R/16V/K A_TX1N <13>
AB6 A_TX2P C C142 0.1U/4X7R/16V/K A_TX2P <13>
AC6 A_TX2N C C143 0.1U/4X7R/16V/K A_TX2N <13>
AD5 A_TX3P C C144 0.1U/4X7R/16V/K A_TX3P <13>
AE5 A_TX3N C C145 0.1U/4X7R/16V/K A_TX3N <13>

AC8 R210 1.27K/4/1
AB8 R212 2K/4/1 ONB_VCC

PCIE I/F GPP


GPP_TX0P
GPP_TX0N
GPP_TX1P
GPP_TX1N
GPP_TX2P
GPP_TX2N
GPP_TX3P
GPP_TX3N
GPP_TX4P
GPP_TX4N
GPP_TX5P
GPP_TX5N

AC1 GPP_TX0P
AC2 GPP_TX0N
AB4 GPP_TX1P
AB3 GPP_TX1N
AA2 GPP_TX2P
AA1 GPP_TX2N
Y1 GPP_TX3P
Y2 GPP_TX3N
Y4 GPP_TX4P
V1 GPP_TX4N
V2 GPP_TX5P
V2 GPP_TX5N

0.1U/4X7R/16V/K
0.1U/4X7R/16V/K
0.1U/4X7R/16V/K
0.1U/4X7R/16V/K
0.1U/4X7R/16V/K
0.1U/4X7R/16V/K
0.1U/4X7R/16V/K
0.1U/4X7R/16V/K
0.1U/4X7R/16V/K
0.1U/4X7R/16V/K
0.1U/4X7R/16V/K
0.1U/4X7R/16V/K










PCIE2_OP <17>
PCIE2_ON <17>
ML_OP <19>
ML_ON <19>

PLACE CAP CLOSE TO CONNECTOR



Note: for RS780, change R232 to 150R as AUX_CAL,
place close to pin C8

Note: for RX780, R217 (RX780_DFT_GPIO1) to 3K accordingly



Title			
RS780 SYSTEM I/F			
Size	Document Number	Rev	
Custom	GA-78LMT-S2P	4.0	
Date:	Friday, September 23, 2011	Sheet	10 of 28

PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVD	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVD	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD18	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLTP18	+1.8V	NC	+1.8V
VDD33	+3.3V	NC	+3.3V	VDDLTP18	+1.8V	NC	+1.8V
IOPLLVD18	+1.8V	NC	+1.8V	VDDLTP33	+3.3V	NC	NC

GROUND


Please use 1mm pad size,
place all ELT test pads
on bottom side only

PART 5/6

POWER

GIGABYTE™

Title RS780 POWER & GND		
Size Custom	Document Number GA-78LMT-S2P	Rev 4.0
Date: Friday, September 23, 2011	Sheet 11	of 28




- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE
- 2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN

NBHT REFCLK INPUT TABLE

NB CLCKx	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

* the GFX_REFCLK input is required for all cases



watch dog --
RESTORE# 接 RESET


	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

**SEL_HTT66/REF0		OUT 3.3V 14.318MHz REF output.
IN	Low	100MHz differential HT clock, (Internal 120KΩ pull-down)
	High	66MHz 3.3V single ended HT clock.







PLACE THESE PCIE AC COUPLING
CAPS CLOSE TO U600

S.B HEATSINK









SB_HS[12SP2-030005-42R_12SP2-030005-43R]



Note: LDT_PG, LDT_STP# & LDT_RST# are OD and require a PU to the CPU I/O rail. They are also in the S5 domain to prevent glitching at power up.

SB710/FCBGA528/A14/[10HB1-06B710-11R]



NOT ADD ICT FOR RTCVDD PIN

GIGABYTE

Title: **ATI SB710 PCIE/PCI/CPU/LPC**


Size: Custom

Document Number: **GA-78LMT-S2P**


Rev: **4.0**

Date: Friday, September 23, 2011

Sheet: 13 of 28




AZ_RST#
 PULL ENABLE PCI
 HIGH MEM BOOT
 PULL DISABLE PCI
 LOW MEM BOOT
 DEFAULT



SB700
 Part 4 of 5
 USB MISC
 USB 1.1
 USB 2.0
 GPIO
 USB OC
 HD AUDIO
 INTEGRATED IC
 INTEGRATED IC



USB11	FRONT PANEL
USB10	FRONT PANEL
USB9	FRONT PANEL
USB8	FRONT PANEL
USB7	FRONT PANEL
USB6	FRONT PANEL
USB5	FRONT PANEL
USB4	FRONT PANEL
USB3	REAR PANEL
USB2	REAR PANEL
USB1	REAR PANEL
USB0	REAR PANEL

either HWM inputs or PWR_GD signals can be used for power-up sequencer




ROM TYPE:

H, H = Reserved
 H, L = SPI ROM DEFAULT
 L, H = LPC ROM
 L, L = FWH ROM



U2E		SB700	
		VSS.1	A2
		VSS.2	A25
		VSS.3	B1
		VSS.4	D7
		VSS.5	F20
T10	AVSS_SATA_1	VSS.6	G19
U10	AVSS_SATA_2	VSS.7	H8
U11	AVSS_SATA_3	VSS.8	K9
U12	AVSS_SATA_4	VSS.9	K11
Y11	AVSS_SATA_5	VSS.10	K16
V14	AVSS_SATA_6	VSS.10	L4
W9	AVSS_SATA_7	VSS.11	L7
Y9	AVSS_SATA_8	VSS.12	L10
Y11	AVSS_SATA_9	VSS.13	L11
Y14	AVSS_SATA_10	VSS.14	L12
Y17	AVSS_SATA_11	VSS.15	L13
AA9	AVSS_SATA_12	VSS.16	L14
AB9	AVSS_SATA_13	VSS.17	L16
AB11	AVSS_SATA_14	VSS.18	M6
AB13	AVSS_SATA_15	VSS.19	M10
AB15	AVSS_SATA_16	VSS.20	M11
AB17	AVSS_SATA_17	VSS.21	M13
AC8	AVSS_SATA_18	VSS.22	M15
AD8	AVSS_SATA_19	VSS.23	N4
AE8	AVSS_SATA_20	VSS.24	N12
		VSS.25	N14
		VSS.26	P6
		VSS.27	P8
		VSS.28	P10
A15	AVSS_USB_1	VSS.29	P11
B15	AVSS_USB_2	VSS.30	P13
C14	AVSS_USB_3	VSS.31	P15
D8	AVSS_USB_4	VSS.32	R1
D9	AVSS_USB_5	VSS.33	R4
D11	AVSS_USB_6	VSS.34	R9
D13	AVSS_USB_7	VSS.35	R14
D14	AVSS_USB_8	VSS.36	R12
D15	AVSS_USB_9	VSS.37	R17
E15	AVSS_USB_10	VSS.38	R10
F14	AVSS_USB_11	VSS.39	T11
G9	AVSS_USB_12	VSS.40	T12
H9	AVSS_USB_13	VSS.41	T14
H17	AVSS_USB_14	VSS.42	U4
J11	AVSS_USB_15	VSS.43	U14
J12	AVSS_USB_16	VSS.44	Y21
J12	AVSS_USB_17	VSS.45	AB1
J13	AVSS_USB_18	VSS.46	AB2
J14	AVSS_USB_19	VSS.47	AB19
J15	AVSS_USB_20	VSS.48	AB25
K10	AVSS_USB_21	VSS.49	AE1
K12	AVSS_USB_22	VSS.50	AE24
K14	AVSS_USB_23		
K15	AVSS_USB_24		
		PCIE_CK_VSS.9	P26
		PCIE_CK_VSS.10	R13
		PCIE_CK_VSS.11	T19
		PCIE_CK_VSS.12	U18
		PCIE_CK_VSS.13	U20
H18	PCIE_CK_VSS.1	PCIE_CK_VSS.14	V18
J22	PCIE_CK_VSS.2	PCIE_CK_VSS.15	V21
K20	PCIE_CK_VSS.3	PCIE_CK_VSS.16	W19
K22	PCIE_CK_VSS.4	PCIE_CK_VSS.17	W20
M16	PCIE_CK_VSS.5	PCIE_CK_VSS.18	W22
M17	PCIE_CK_VSS.6	PCIE_CK_VSS.19	W23
M21	PCIE_CK_VSS.7	PCIE_CK_VSS.20	W24
P16	PCIE_CK_VSS.8	PCIE_CK_VSS.21	W25
F9	AVSSC	AVSSC	L17
Part 5 of 5			
SB10-CBG4529/A14/10-B1-CBG70-1-R1			





Size Custom	Document Number GA-78LMT-S2P	Rev 4.0
Date: Friday, September 23, 2011	Sheet 16 of 28	



PCI SLOT 1,2

www.xinxunwei.com 400-800-9990

<13> AD[0..31] <=> AD[0..31]




GIGABYTE™			
Title			
PCI SLOT 1,2			
Size	Document Number	Rev	
Custom	GA-78LMT-S2P	4.0	
Date:	Friday, September 23, 2011	Sheet	18 of 28



	AR8151	AR8161
AVDD33	N/A	3.3V
VDD33	3.3V	3.3V
AVDDH	2.7V	2.7V
AVDDL/DVDDL	1.1V	1.1V
VDDCT	1.7V	

MDI : AR8161-->N/A




SCH BOM OPT:(二擇一使用)
 -->(LAC30):M/B有CLK GEN 25M
 -->(LAX1,LAC31,LAC32):M/B無CLK GEN 25M





Title	REALTK RTL8111C/8101E
-------	-----------------------

Size	Document Number	Rev
Custom	GA-78LMT-S2P	4.0


Date: Friday, September 23, 2011 Sheet 19 of 28












Hardware Monitor circuits



SYSTEM FAN





CPU_FAN






GIGABYTE™

Title			FAN/HWMO ,KB/USB		
Size	Document Number	Rev			
Custom	GA-78LMT-S2P	4.0			
Date:	Friday, September 23, 2011	Sheet	23	of	28



ATX POWER CONNECTOR








GIGABYTE™			
Title ATX, FRONT PANEL			
Size	Document Number		Rev
Custm	GA-78LMT-S2P		4.0
Date:	Friday, September 23, 2011	Sheet	24 of 26



PWROK (SVI)
Low : "metal VID"
High : running pro

EN rising edge :
Hi : PVI mode
Low : SVI mode

Pin 34 Input, Pin 37 Output



VCORE_NB

DC54 1N4/X7R/50V/K

DC53 0.1U/6X7R/25V/K

DC34 0.1U/6X7R/25V/K

BC30 4.7U/8Y5V/10VZ

BC26 10u8/X5R/6.3V/K


DEC5 560uF/PP/6.3V/69/A/1m









DEC7 560uF/PP/6.3V/69/A/1m

GIGABYTE™

Title	VCORE (PWM ISL6324A+6612A)
-------	----------------------------

Size	Document Number	Rev
Custom	GA-78LMT-S2P	4.0





VCC_SB_OV1	VCC_SB_OV2	VCC_SB
L	X	1.30V
X	L	1.40V
L	L	1.50V

GIGABYTE™

